Intel Agilex® 7 FPGA I-Series Transceiver-SoC Development Kit
Specifications
Compare Intel® Products
Essentials
-
Product Collection
Intel Agilex® Development Kits
-
Marketing Status
Launched
-
Launch Date
Q2'20
-
Featured FPGA
Intel Agilex® 7 FPGA I-Series AGIB027R31B1E1V
-
Logic Elements (LE)
2692760
-
On-chip Memory
287 Mb
-
DSP Blocks
8528
-
FPGA Package
R31B
-
Board Type
Signal Integrity
-
Included Software
Intel® Quartus® Prime Pro Edition
-
Intel® QuickAssist Technology (QAT)
DK-SI-AGI027FA
-
Intel® Dynamic Load Balancer (DLB)
Arrow
Mouser
Sign in with your CNDA account to view additional SKU details.
Board Specifications
-
Interfaces
PCIe, QSFP, QSFP-DD
-
Expansion
DIMM
-
Memory
DDR4
-
High Priority Core Frequency
Yes
-
AI Datatype Support on GPU
Both Hardware and Software
-
Graphics Clock - LP
Table Top
-
Versions
Production 1
Supplemental Information
-
Description
The Intel Agilex® 7 FPGA I-Series Transceiver SoC development kit delivers a complete design environment that includes both hardware and software for developing with Intel Agilex® 7 FPGA I-Series that contain 4x F-Tiles.
-
Included Items
1x DDR4 DIMM module
1x QSPI flash daughter card
1x IO48 HPS daughter board
USB 2.0 MicroUSB cable
240W power adapter and NA/EU/JP/UK cords
-
User Guide
View now
Ordering and Compliance
Sign in with your CNDA account to view additional SKU details.
Retired and discontinued
Trade compliance information
- ECCN 5A002U
- CCATS G178951
- US HTS 8473301180
Drivers and Software
Description
Type
More
OS
Version
Date
All
View Details
Download
No results found for
Y
/apps/intel/arksuite/template/arkProductPageTemplate
Latest Drivers & Software
Launch Date
The date the product was first introduced.
Logic Elements (LE)
Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.
DSP Blocks
Each FPGA mounted on a programmable acceleration card contains digital signal processor (DSP) blocks within the FPGA architecture. DSPs are used to filter and compress real-world analog signals. The dedicated DSP blocks within the FPGA have been optimized to implement various common DSP functions with maximum performance and minimum logic resource utilization.
Included Software
Software included with the system purchase.
Graphics Clock - LP
Graphics Clock – Low Power (LP) represents the average clock an end user may see in a typical workload in a low-power configuration.
All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.
Intel classifications are for general, educational and planning purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.
Refer to Datasheet for formal definitions of product properties and features.
‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.
“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.