Intel Agilex® 7 FPGA I-Series 022
Specifications
Compare Intel® Products
Essentials
-
Product Collection
Intel Agilex® 7 FPGAs and SoC FPGAs I-Series
-
Marketing Status
Launched
-
Launch Date
Q2'19
-
Lithography
10 nm
Sign in with your CNDA account to view additional SKU details.
Resources
-
Logic Elements (LE)
2208075
-
Adaptive Logic Modules (ALM)
748500
-
Adaptive Logic Module (ALM) Registers
2994000
-
Fabric and I/O Phase-Locked Loops (PLLs)
28
-
Maximum Embedded Memory
235 Mb
-
Digital Signal Processing (DSP) Blocks
6250
-
Digital Signal Processing (DSP) Format
Fixed Point (hard IP), Floating Point (hard IP), Multiply, Multiply and Accumulate, Variable Precision
-
Hard Processor System (HPS)
Quad-core 64 bit Arm* Cortex*-A53
-
Hard Crypto Blocks
0
-
Hard Memory Controllers
Yes
-
External Memory Interfaces (EMIF)
DDR4, QDR IV
I/O Specifications
-
Maximum User I/O Count†
720
-
I/O Standards Support
1.2 V LVCMOS, 1.8 V LVCMOS, SSTL, POD, HSTL, HSUL, Differential SSTL, Differential POD, Differential HSTL, Differential HSUL, True Differential Signaling
-
Maximum LVDS Pairs
360
-
Maximum Non-Return to Zero (NRZ) Transceivers†
72
-
Maximum Non-Return to Zero (NRZ) Data Rate†
58 Gbps
-
Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†
56
-
Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†
116 Gbps
-
Transceiver Protocol Hard IP
PCIe Gen4, 10/25/50/100/200/400G Ethernet
Advanced Technologies
Package Specifications
-
Package Options
R3184B
Supplemental Information
-
Additional Information
Product Table (Family Comparison)
Datasheet
All FPGA Documentation
Ordering and Compliance
Sign in with your CNDA account to view additional SKU details.
Ordering and spec information
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B1I2VC
- MM# 99CHGG
- Spec Code SRNM5
- Ordering Code AGIB022R31B1I2VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2E1VC
- MM# 99CHHW
- Spec Code SRNNG
- Ordering Code AGIB022R31B2E1VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2I1VC
- MM# 99CHJK
- Spec Code SRNP4
- Ordering Code AGIB022R31B2I1VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2E2VC
- MM# 99CHKZ
- Spec Code SRNQE
- Ordering Code AGIB022R31B2E2VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2I3EC
- MM# 99CHLF
- Spec Code SRNQU
- Ordering Code AGIB022R31B2I3EC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2E3EC
- MM# 99CHN9
- Spec Code SRNSK
- Ordering Code AGIB022R31B2E3EC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2I2VC
- MM# 99CHNW
- Spec Code SRNT3
- Ordering Code AGIB022R31B2I2VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B1I1VC
- MM# 99CHVT
- Spec Code SRNWR
- Ordering Code AGIB022R31B1I1VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2E3VC
- MM# 99CHZK
- Spec Code SRNZD
- Ordering Code AGIB022R31B2E3VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B2I3VC
- MM# 99CJ30
- Spec Code SRP4J
- Ordering Code AGIB022R31B2I3VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B1E2VC
- MM# 99CJ4A
- Spec Code SRP5S
- Ordering Code AGIB022R31B1E2VC
- Stepping A2
Intel Agilex® 7 FPGA I-Series 022 (R31B) AGIB022R31B1E1VC
- MM# 99CJ6D
- Spec Code SRP7R
- Ordering Code AGIB022R31B1E1VC
- Stepping A2
Trade compliance information
- ECCN 5A002U
- CCATS G178951
- US HTS 8542390001
PCN Information
SRLL7
- 99AX3P PCN
SRLL8
- 99AX3R PCN
SRNZD
- 99CHZK PCN
SRLL9
- 99AX3X PCN
SRLL0
- 99AX3C PCN
SRLL1
- 99AX3D PCN
SRLL2
- 99AX3F PCN
SRNP4
- 99CHJK PCN
SRNQU
- 99CHLF PCN
SRLL3
- 99AX3G PCN
SRLL4
- 99AX3H PCN
SRLL5
- 99AX3J PCN
SRLL6
- 99AX3K PCN
SRNWR
- 99CHVT PCN
SRNT3
- 99CHNW PCN
SRNQE
- 99CHKZ PCN
SRNSK
- 99CHN9 PCN
SRP4J
- 99CJ30 PCN
SRMK5
- 99C7RR PCN
SRMK6
- 99C7RT PCN
SRMK7
- 99C7T3 PCN
SRMK0
- 99C7RG PCN
SRMK1
- 99C7RH PCN
SRMK2
- 99C7RL PCN
SRMK3
- 99C7RM PCN
SRMK4
- 99C7RP PCN
SRNM5
- 99CHGG PCN
SRNNG
- 99CHHW PCN
SRP7R
- 99CJ6D PCN
SRP5S
- 99CJ4A PCN
SRLLA
- 99AX3Z PCN
SRLLB
- 99AX40 PCN
SRLLC
- 99AX41 PCN
SRLLD
- 99AX42 PCN
Drivers and Software
Description
Type
More
OS
Version
Date
All
View Details
Download
No results found for
Y
/apps/intel/arksuite/template/arkProductPageTemplate
Latest Drivers & Software
Launch Date
The date the product was first introduced.
Lithography
Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.
Logic Elements (LE)
Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.
Adaptive Logic Modules (ALM)
The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.
Adaptive Logic Module (ALM) Registers
ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.
Fabric and I/O Phase-Locked Loops (PLLs)
Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.
Maximum Embedded Memory
The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.
Digital Signal Processing (DSP) Blocks
The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.
Digital Signal Processing (DSP) Format
Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.
Hard Processor System (HPS)
The hard processor system (HPS) is a complete hard CPU system contained within the Intel FPGA fabric.
Hard Memory Controllers
Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.
External Memory Interfaces (EMIF)
The external memory interface protocols supported by the Intel FPGA device.
Maximum User I/O Count†
The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
I/O Standards Support
The general purpose I/O interface standards supported by the Intel FPGA device.
Maximum LVDS Pairs
The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.
Maximum Non-Return to Zero (NRZ) Transceivers†
The maximum number of NRZ transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
Maximum Non-Return to Zero (NRZ) Data Rate†
The maximum NRZ data rate that is supported by the NRZ transceivers.
† Actual data rate could be lower depending on transceiver speed grade.
Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†
The maximum number of PAM4 transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†
The maximum PAM4 data rate that is supported by the PAM4 transceivers.
† Actual data rate could be lower depending on transceiver speed grade.
Transceiver Protocol Hard IP
Hard intellectual property available in the Intel FPGA device to support the high-speed serial transceivers. Transceiver protocol hard IP saves power and FPGA resources compared to the equivalent soft IP, and simplifies the implementation of the serial protocol.
Hyper-Registers
Hyper-Registers are additional register bits (flip-flops) located in the interconnect of some Intel FPGA device families, allowing for re-timing and pipelining of the interconnect to enable higher clock frequency in the FPGA fabric.
FPGA Bitstream Security
Depending on the Intel FPGA device family, various security features are available to prevent copying of the customer bitstream, and detect attempts to tamper with the device during operation.
Package Options
Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.
All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.
Intel classifications are for general, educational and planning purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.
Refer to Datasheet for formal definitions of product properties and features.
‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.
“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.