Cyclone® V 5CSEA4 FPGA

Specifications

I/O Specifications

Package Specifications

Supplemental Information

Ordering and Compliance

Ordering and spec information

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23I7N

  • MM# 965717
  • Spec Code SR4SJ
  • Ordering Code 5CSEBA4U23I7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19I7

  • MM# 965987
  • Spec Code SR50D
  • Ordering Code 5CSEBA4U19I7
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEMA4U23C6N

  • MM# 966132
  • Spec Code SR54N
  • Ordering Code 5CSEMA4U23C6N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19A7N

  • MM# 968237
  • Spec Code SR6WQ
  • Ordering Code 5CSEBA4U19A7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19C7N

  • MM# 968238
  • Spec Code SR6WR
  • Ordering Code 5CSEBA4U19C7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19C8N

  • MM# 968239
  • Spec Code SR6WS
  • Ordering Code 5CSEBA4U19C8N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19I7SN

  • MM# 968240
  • Spec Code SR6WT
  • Ordering Code 5CSEBA4U19I7SN
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23C6N

  • MM# 968241
  • Spec Code SR6WU
  • Ordering Code 5CSEBA4U23C6N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEMA4U23A7N

  • MM# 968245
  • Spec Code SR6WY
  • Ordering Code 5CSEMA4U23A7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEMA4U23C7N

  • MM# 968246
  • Spec Code SR6WZ
  • Ordering Code 5CSEMA4U23C7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19C6N

  • MM# 968368
  • Spec Code SR70K
  • Ordering Code 5CSEBA4U19C6N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23A7N

  • MM# 968369
  • Spec Code SR70L
  • Ordering Code 5CSEBA4U23A7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23I7SN

  • MM# 968370
  • Spec Code SR70M
  • Ordering Code 5CSEBA4U23I7SN
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEMA4U23C8N

  • MM# 968381
  • Spec Code SR70S
  • Ordering Code 5CSEMA4U23C8N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEMA4U23I7N

  • MM# 968993
  • Spec Code SR7JN
  • Ordering Code 5CSEMA4U23I7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23C8N

  • MM# 969107
  • Spec Code SR7N0
  • Ordering Code 5CSEBA4U23C8N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19C7SN

  • MM# 969109
  • Spec Code SR7MZ
  • Ordering Code 5CSEBA4U19C7SN
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23C7N

  • MM# 970632
  • Spec Code SR8VD
  • Ordering Code 5CSEBA4U23C7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23C7SN

  • MM# 970633
  • Spec Code SR8VE
  • Ordering Code 5CSEBA4U23C7SN
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23C8SN

  • MM# 970634
  • Spec Code SR8VF
  • Ordering Code 5CSEBA4U23C8SN
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19C8SN

  • MM# 973770
  • Spec Code SRBN2
  • Ordering Code 5CSEBA4U19C8SN
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U19I7N

  • MM# 973771
  • Spec Code SRBN3
  • Ordering Code 5CSEBA4U19I7N
  • Stepping A1

Cyclone® V 5CSEA4 FPGA 5CSEBA4U23I7

  • MM# 973775
  • Spec Code SRBN4
  • Ordering Code 5CSEBA4U23I7
  • Stepping A1

Trade compliance information

  • ECCN EAR99
  • CCATS NA
  • US HTS 8542390001

PCN/MDDS Information

SR6WU

SR70M

SR6WT

SR70L

SR6WS

SR70K

SR6WR

SR6WQ

SR54N

SR7JN

SR70S

SR6WZ

SR7N0

SR6WY

SR8VD

SRBN2

SR7MZ

SR4SJ

SR50D

SR8VF

SRBN4

SR8VE

SRBN3

Drivers and Software

Latest Drivers & Software

Downloads Available:
All

Name

Technical Documentation

Launch Date

The date the product was first introduced.

Lithography

Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.

Logic Elements (LE)

Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.

Adaptive Logic Modules (ALM)

The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.

Adaptive Logic Module (ALM) Registers

ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.

Fabric and I/O Phase-Locked Loops (PLLs)

Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.

Maximum Embedded Memory

The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.

Digital Signal Processing (DSP) Blocks

The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.

Digital Signal Processing (DSP) Format

Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.

Hard Processor System (HPS)

The hard processor system (HPS) is a complete hard CPU system contained within the Intel FPGA fabric.

Hard Memory Controllers

Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.

External Memory Interfaces (EMIF)

The external memory interface protocols supported by the Intel FPGA device.

Maximum User I/O Count

The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

I/O Standards Support

The general purpose I/O interface standards supported by the Intel FPGA device.

Maximum LVDS Pairs

The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.

FPGA Bitstream Security

Depending on the Intel FPGA device family, various security features are available to prevent copying of the customer bitstream, and detect attempts to tamper with the device during operation.

Analog-to-Digital Converter

The analog-to-digital converter is a data-converter resource available in some Intel FPGA device families.

Package Options

Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.