Cyclone® V 5CSEA2 FPGA
Specifications
Compare Intel® Products
Essentials
-
Product Collection
Cyclone® V SE SoC FPGA
-
Marketing Status
Launched
-
Launch Date
2012
-
Lithography
28 nm
Resources
-
Logic Elements (LE)
25000
-
Adaptive Logic Modules (ALM)
9434
-
Adaptive Logic Module (ALM) Registers
37736
-
Fabric and I/O Phase-Locked Loops (PLLs)
5
-
Maximum Embedded Memory
1.538 Mb
-
Digital Signal Processing (DSP) Blocks
36
-
Digital Signal Processing (DSP) Format
Variable Precision
-
Hard Processor System (HPS)
Single Arm* Cortex*-A9 or Dual-core Arm* Cortex*-A9
-
Hard Memory Controllers
Yes
-
External Memory Interfaces (EMIF)
DDR2, DDR3, LPDDR2
I/O Specifications
-
Maximum User I/O Count†
145
-
I/O Standards Support
3.0 V to 3.3 V LVTTL, 1.2 V to 3.3 V LVCMOS, PCI, PCI-X, SSTL, HSTL, HSUL, Differential SSTL, Differential HSTL, Differential HSUL, LVDS, Mini-LVDS, RSDS, LVPECL, HiSpi, SLVS, Sub-LVDS
-
Maximum LVDS Pairs
69
Advanced Technologies
Package Specifications
-
Package Options
U484, U672
Supplemental Information
-
Additional Information
Product Table (Family Comparison)
Datasheet Group
All FPGA Documentation
Ordering and Compliance
Ordering and spec information
Trade compliance information
- ECCN EAR99
- CCATS NA
- US HTS 8542390001
PCN Information
SR4SP
- 965722 PCN
SR70J
- 968367 PCN
SR7J1
- 968973 PCN
SR7J0
- 968972 PCN
SR8V9
- 970628 PCN
SR7JM
- 968992 PCN
SR8V8
- 970627 PCN
SRBNC
- 973783 PCN
SR50A
- 965984 PCN
SRBN1
- 973769 PCN
SR8VB
- 970630 PCN
SRBN0
- 973768 PCN
SR8VA
- 970629 PCN
SR7N9
- 969118 PCN
SR7J2
- 968974 PCN
SR54M
- 966131 PCN
SR70G
- 968365 PCN
SR70F
- 968364 PCN
SR4SH
- 965716 PCN
SR4SG
- 965715 PCN
SR50C
- 965986 PCN
SR50B
- 965985 PCN
Drivers and Software
Description
Type
More
OS
Version
Date
All
View Details
Download
No results found for
Y
/apps/intel/arksuite/template/arkProductPageTemplate
Latest Drivers & Software
Launch Date
The date the product was first introduced.
Lithography
Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.
Logic Elements (LE)
Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.
Adaptive Logic Modules (ALM)
The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.
Adaptive Logic Module (ALM) Registers
ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.
Fabric and I/O Phase-Locked Loops (PLLs)
Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.
Maximum Embedded Memory
The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.
Digital Signal Processing (DSP) Blocks
The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.
Digital Signal Processing (DSP) Format
Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.
Hard Processor System (HPS)
The hard processor system (HPS) is a complete hard CPU system contained within the Intel FPGA fabric.
Hard Memory Controllers
Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.
External Memory Interfaces (EMIF)
The external memory interface protocols supported by the Intel FPGA device.
Maximum User I/O Count†
The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
I/O Standards Support
The general purpose I/O interface standards supported by the Intel FPGA device.
Maximum LVDS Pairs
The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.
FPGA Bitstream Security
Depending on the Intel FPGA device family, various security features are available to prevent copying of the customer bitstream, and detect attempts to tamper with the device during operation.
Analog-to-Digital Converter
The analog-to-digital converter is a data-converter resource available in some Intel FPGA device families.
Package Options
Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.
Give Feedback
All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.
Intel classifications are for general, educational and planning purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.
Refer to Datasheet for formal definitions of product properties and features.
‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.
“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.