Cyclone® V 5CGXC9 FPGA

Specifications

I/O Specifications

Package Specifications

Supplemental Information

Ordering and Compliance

Ordering and spec information

Cyclone® V 5CGXC9 FPGA 5CGXBC9A6U19C7N

  • MM# 965700
  • Spec Code SR4S1
  • Ordering Code 5CGXBC9A6U19C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9A7U19C8N

  • MM# 965701
  • Spec Code SR4S2
  • Ordering Code 5CGXBC9A7U19C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9A6U19C7N

  • MM# 965710
  • Spec Code SR4SB
  • Ordering Code 5CGXFC9A6U19C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9D6F27C7N

  • MM# 965711
  • Spec Code SR4SC
  • Ordering Code 5CGXFC9D6F27C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9D6F27I7N

  • MM# 965712
  • Spec Code SR4SD
  • Ordering Code 5CGXFC9D6F27I7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9D7F27C8N

  • MM# 965713
  • Spec Code SR4SE
  • Ordering Code 5CGXFC9D7F27C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9E6F35C7N

  • MM# 965714
  • Spec Code SR4SF
  • Ordering Code 5CGXFC9E6F35C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9C7F23C8N

  • MM# 965965
  • Spec Code SR4ZS
  • Ordering Code 5CGXBC9C7F23C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9D7F27C8N

  • MM# 965966
  • Spec Code SR4ZT
  • Ordering Code 5CGXBC9D7F27C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9E6F35C7N

  • MM# 965967
  • Spec Code SR4ZU
  • Ordering Code 5CGXBC9E6F35C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9C6F23I7N

  • MM# 965981
  • Spec Code SR507
  • Ordering Code 5CGXFC9C6F23I7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9E6F31I7N

  • MM# 965983
  • Spec Code SR509
  • Ordering Code 5CGXFC9E6F31I7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9E7F35C8N

  • MM# 968217
  • Spec Code SR6W6
  • Ordering Code 5CGXBC9E7F35C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9A6U19I7N

  • MM# 968231
  • Spec Code SR6WL
  • Ordering Code 5CGXFC9A6U19I7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9E6F35I7

  • MM# 968232
  • Spec Code SR6WM
  • Ordering Code 5CGXFC9E6F35I7
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9E6F35I7N

  • MM# 968233
  • Spec Code SR6WN
  • Ordering Code 5CGXFC9E6F35I7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9E7F31C8N

  • MM# 968234
  • Spec Code SR6WP
  • Ordering Code 5CGXFC9E7F31C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9D6F27C7N

  • MM# 968356
  • Spec Code SR707
  • Ordering Code 5CGXBC9D6F27C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9E6F31C7N

  • MM# 968363
  • Spec Code SR70E
  • Ordering Code 5CGXFC9E6F31C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9E7F31C8N

  • MM# 968503
  • Spec Code SR74B
  • Ordering Code 5CGXBC9E7F31C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9C6F23C7N

  • MM# 968971
  • Spec Code SR7HZ
  • Ordering Code 5CGXFC9C6F23C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9A6U19I7

  • MM# 969104
  • Spec Code SR7MW
  • Ordering Code 5CGXFC9A6U19I7
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9A7U19C8N

  • MM# 969106
  • Spec Code SR7MX
  • Ordering Code 5CGXFC9A7U19C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9C6F23C7N

  • MM# 970607
  • Spec Code SR8UN
  • Ordering Code 5CGXBC9C6F23C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXBC9E6F31C7N

  • MM# 970608
  • Spec Code SR8UP
  • Ordering Code 5CGXBC9E6F31C7N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9C7F23C8N

  • MM# 970624
  • Spec Code SR8V5
  • Ordering Code 5CGXFC9C7F23C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9E7F35C8N

  • MM# 970625
  • Spec Code SR8V6
  • Ordering Code 5CGXFC9E7F35C8N
  • Stepping A1

Cyclone® V 5CGXC9 FPGA 5CGXFC9A6U19A7N

  • MM# 973767
  • Spec Code SRBMZ
  • Ordering Code 5CGXFC9A6U19A7N
  • Stepping A1

Trade compliance information

  • ECCN 3A991
  • CCATS NA
  • US HTS 8542390001

PCN/MDDS Information

SR6W6

SR4S2

SR4S1

SR4ZU

SRBMZ

SR509

SR707

SR507

SR7MX

SR7MW

SR4ZT

SR4ZS

SR8UP

SR8UN

SR6WP

SR8V6

SR8V5

SR4SE

SR4SD

SR74B

SR4SC

SR4SB

SR6WN

SR6WM

SR70E

SR6WL

SR7HZ

SR4SF

Drivers and Software

Latest Drivers & Software

Downloads Available:
All

Name

Technical Documentation

Launch Date

The date the product was first introduced.

Lithography

Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.

Logic Elements (LE)

Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.

Adaptive Logic Modules (ALM)

The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.

Adaptive Logic Module (ALM) Registers

ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.

Fabric and I/O Phase-Locked Loops (PLLs)

Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.

Maximum Embedded Memory

The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.

Digital Signal Processing (DSP) Blocks

The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.

Digital Signal Processing (DSP) Format

Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.

Hard Memory Controllers

Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.

External Memory Interfaces (EMIF)

The external memory interface protocols supported by the Intel FPGA device.

Maximum User I/O Count

The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

I/O Standards Support

The general purpose I/O interface standards supported by the Intel FPGA device.

Maximum LVDS Pairs

The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.

Maximum Non-Return to Zero (NRZ) Transceivers

The maximum number of NRZ transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

Maximum Non-Return to Zero (NRZ) Data Rate

The maximum NRZ data rate that is supported by the NRZ transceivers.
† Actual data rate could be lower depending on transceiver speed grade.

Transceiver Protocol Hard IP

Hard intellectual property available in the Intel FPGA device to support the high-speed serial transceivers. Transceiver protocol hard IP saves power and FPGA resources compared to the equivalent soft IP, and simplifies the implementation of the serial protocol.

FPGA Bitstream Security

Depending on the Intel FPGA device family, various security features are available to prevent copying of the customer bitstream, and detect attempts to tamper with the device during operation.

Analog-to-Digital Converter

The analog-to-digital converter is a data-converter resource available in some Intel FPGA device families.

Package Options

Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.