Intel® Cyclone® 10 10CL080 FPGA
Specifications
Compare Intel® Products
Essentials
-
Product Collection
Intel® Cyclone® 10 LP FPGA
-
Status
Launched
-
Launch Date
2017
-
Lithography
60 nm
Resources
I/O Specifications
-
Maximum User I/O Count†
423
-
I/O Standards Support
3.0 V to 3.3 V LVTTL, 1.2 V to 3.3 V LVCMOS, PCI, PCI-X, SSTL, HSTL, Differential SSTL, Differential HSTL, LVDS, Mini-LVDS, RSDS, PPDS, LVPECL, BLVDS
-
Maximum LVDS Pairs
178
Package Specifications
-
Package Options
U484, F484, F780
Supplemental Information
-
Additional Information
View now
Ordering and Compliance
Ordering and spec information
Intel® Cyclone® 10 10CL080 FPGA 10CL080ZF780I8G
- MM# 973654
- Spec Code SRBJR
- Ordering Code 10CL080ZF780I8G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YF780C8G
- MM# 968091
- Spec Code SR6SH
- Ordering Code 10CL080YF780C8G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YF484C6G
- MM# 968803
- Spec Code SR7D3
- Ordering Code 10CL080YF484C6G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YF484I7G
- MM# 965241
- Spec Code SR4CY
- Ordering Code 10CL080YF484I7G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YU484A7G
- MM# 999A2J
- Spec Code SRF4Y
- Ordering Code 10CL080YU484A7G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YU484C6G
- MM# 965473
- Spec Code SR4KJ
- Ordering Code 10CL080YU484C6G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YF780I7G
- MM# 968804
- Spec Code SR7D4
- Ordering Code 10CL080YF780I7G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YU484C8G
- MM# 968805
- Spec Code SR7D5
- Ordering Code 10CL080YU484C8G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080ZF484I8G
- MM# 965242
- Spec Code SR4CZ
- Ordering Code 10CL080ZF484I8G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YF484C8G
- MM# 965567
- Spec Code SR4N8
- Ordering Code 10CL080YF484C8G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YF780C6G
- MM# 968090
- Spec Code SR6SG
- Ordering Code 10CL080YF780C6G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080YU484I7G
- MM# 967119
- Spec Code SR5YT
- Ordering Code 10CL080YU484I7G
- Stepping A1
Intel® Cyclone® 10 10CL080 FPGA 10CL080ZU484I8G
- MM# 973655
- Spec Code SRBJS
- Ordering Code 10CL080ZU484I8G
- Stepping A1
Trade compliance information
- ECCN 3A991
- CCATS NA
- US HTS 8542390001
PCN/MDDS Information
SR4KJ
- 965473 PCN
SR5YT
- 967119 PCN
SR4N8
- 965567 PCN
SR7D3
- 968803 PCN
SR6SH
- 968091 PCN
SRF4Y
- 999A2J PCN
SR4CZ
- 965242 PCN
SRBJS
- 973655 PCN
SRBJR
- 973654 PCN
SR4CY
- 965241 PCN
SR6SG
- 968090 PCN
SR7D5
- 968805 PCN
SR7D4
- 968804 PCN
Drivers and Software
Description
Type
OS
Version
Date
All
View Details
Download
No results found for
Y
/apps/intel/arksuite/template/arkProductPageTemplate
Latest Drivers & Software
Technical Documentation
Launch Date
The date the product was first introduced.
Lithography
Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.
Logic Elements (LE)
Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.
Fabric and I/O Phase-Locked Loops (PLLs)
Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.
Maximum Embedded Memory
The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.
Digital Signal Processing (DSP) Blocks
The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.
Digital Signal Processing (DSP) Format
Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.
Maximum User I/O Count†
The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
I/O Standards Support
The general purpose I/O interface standards supported by the Intel FPGA device.
Maximum LVDS Pairs
The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.
Package Options
Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.
Need more help?
Give Feedback
All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.
Intel classifications are for informational purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.
Refer to Datasheet for formal definitions of product properties and features.
‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.
“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.