Stratix® V 5SGXB5 FPGA
Specifications
Compare Intel® Products
Essentials
-
Product Collection
Stratix® V GX FPGA
-
Marketing Status
Launched
-
Launch Date
2010
-
Lithography
28 nm
Sign in with your CNDA account to view additional SKU details.
Resources
-
Logic Elements (LE)
490000
-
Adaptive Logic Modules (ALM)
185000
-
Adaptive Logic Module (ALM) Registers
740000
-
Fabric and I/O Phase-Locked Loops (PLLs)
24
-
Maximum Embedded Memory
46.65 Mb
-
Digital Signal Processing (DSP) Blocks
399
-
Digital Signal Processing (DSP) Format
Multiply and Accumulate, Variable Precision, Fixed Point (hard IP)
-
Hard Memory Controllers
No
-
External Memory Interfaces (EMIF)
DDR3, DDR2, DDR, QDR II, QDR II+, RLDRAM II, RLDRAM 3
I/O Specifications
-
Maximum User I/O Count†
600
-
I/O Standards Support
3.0 V LVTTL, 1.2 V to 3.0 V LVCMOS, SSTL, HSTL, HSUL, Differential SSTL, Differential HSTL, Differential HSUL, LVDS, Mini-LVDS, RSDS, LVPECL, BLVDS
-
Maximum LVDS Pairs
300
-
Maximum Non-Return to Zero (NRZ) Transceivers†
66
-
Maximum Non-Return to Zero (NRZ) Data Rate†
14.1 Gbps
-
Transceiver Protocol Hard IP
PCIe Gen3
Package Specifications
-
Package Options
F1517, F1760
Supplemental Information
-
Additional Information
Product Table (Family Comparison)
Datasheet
All FPGA Documentation
Ordering and Compliance
Sign in with your CNDA account to view additional SKU details.
Ordering and spec information
Retired and discontinued
Trade compliance information
- ECCN 3A001.A.7.B
- CCATS G171972
- US HTS 8542390001
PCN Information
SR7M3
- 969076 PCN
SRHRG
- 999Z2L PCN
SRHZJ
- 999ZG1 PCN
SRHYS
- 999ZF1 PCN
SRHR7
- 999Z28 PCN
SRHR6
- 999Z27 PCN
SRHR3
- 999Z24 PCN
SRHQ9
- 999Z12 PCN
SRHQ8
- 999Z11 PCN
SR8R8
- 970491 PCN
SR8R6
- 970489 PCN
SR8R5
- 970488 PCN
SR8R3
- 970486 PCN
SR8R2
- 970485 PCN
SR7SB
- 969256 PCN
SRHXV
- 999ZCR PCN
SRJ3P
- 999ZMH PCN
SR7SA
- 969253 PCN
SRHXU
- 999ZCP PCN
SRJ3Q
- 999ZMJ PCN
SRHXT
- 999ZCM PCN
SRJ3R
- 999ZMK PCN
SRHXS
- 999ZCL PCN
SRJ00
- 999ZGM PCN
SRJ01
- 999ZGN PCN
SRJ3J
- 999ZMA PCN
SRJ3L
- 999ZMD PCN
SRHXW
- 999ZCT PCN
SR7VE
- 969359 PCN
SR7VC
- 969358 PCN
SR7VB
- 969356 PCN
SRJ6K
- 999ZTC PCN
SRJ6M
- 999ZTF PCN
SR7VF
- 969362 PCN
SRHWA
- 999Z9L PCN
SRJ6J
- 999ZTA PCN
SRJ1W
- 999ZK5 PCN
SRJ1X
- 999ZK6 PCN
SRJ1Y
- 999ZK7 PCN
SRJ1Z
- 999ZK8 PCN
SRHZX
- 999ZGJ PCN
SRHZW
- 999ZGH PCN
SRHW3
- 999Z9C PCN
SRHZV
- 999ZGG PCN
SRHW2
- 999Z99 PCN
SRHZU
- 999ZGD PCN
SR7M8
- 969084 PCN
SRHW1
- 999Z98 PCN
SR7M7
- 969080 PCN
SR7M6
- 969081 PCN
SRJ1T
- 999ZK2 PCN
SR7M5
- 969078 PCN
SR7MD
- 969086 PCN
SRHW9
- 999Z9K PCN
SRHW8
- 999Z9J PCN
Drivers and Software
Description
Type
More
OS
Version
Date
All
View Details
Download
No results found for
Y
/apps/intel/arksuite/template/arkProductPageTemplate
Latest Drivers & Software
Launch Date
The date the product was first introduced.
Lithography
Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.
Logic Elements (LE)
Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.
Adaptive Logic Modules (ALM)
The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.
Adaptive Logic Module (ALM) Registers
ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.
Fabric and I/O Phase-Locked Loops (PLLs)
Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.
Maximum Embedded Memory
The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.
Digital Signal Processing (DSP) Blocks
The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.
Digital Signal Processing (DSP) Format
Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.
Hard Memory Controllers
Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.
External Memory Interfaces (EMIF)
The external memory interface protocols supported by the Intel FPGA device.
Maximum User I/O Count†
The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
I/O Standards Support
The general purpose I/O interface standards supported by the Intel FPGA device.
Maximum LVDS Pairs
The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.
Maximum Non-Return to Zero (NRZ) Transceivers†
The maximum number of NRZ transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
Maximum Non-Return to Zero (NRZ) Data Rate†
The maximum NRZ data rate that is supported by the NRZ transceivers.
† Actual data rate could be lower depending on transceiver speed grade.
Transceiver Protocol Hard IP
Hard intellectual property available in the Intel FPGA device to support the high-speed serial transceivers. Transceiver protocol hard IP saves power and FPGA resources compared to the equivalent soft IP, and simplifies the implementation of the serial protocol.
Package Options
Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.
All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.
Intel classifications are for general, educational and planning purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.
Refer to Datasheet for formal definitions of product properties and features.
‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.
“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.