Stratix® V 5SGXA4 FPGA

Specifications

I/O Specifications

Package Specifications

Supplemental Information

Ordering and Compliance

Ordering and spec information

Stratix® V 5SGXA4 FPGA 5SGXEA4H1F35C1G

  • MM# 999XP5
  • Spec Code SRHJF
  • Ordering Code 5SGXEA4H1F35C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H1F35I2G

  • MM# 999XP6
  • Spec Code SRHJG
  • Ordering Code 5SGXEA4H1F35I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H2F35C1G

  • MM# 999XP7
  • Spec Code SRHJH
  • Ordering Code 5SGXEA4H2F35C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H2F35I2G

  • MM# 999XP8
  • Spec Code SRHJJ
  • Ordering Code 5SGXEA4H2F35I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H3F35I3G

  • MM# 999XPA
  • Spec Code SRHJL
  • Ordering Code 5SGXEA4H3F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H2F35C3G

  • MM# 999XPP
  • Spec Code SRHJW
  • Ordering Code 5SGXEA4H2F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H2F35I3G

  • MM# 999XPR
  • Spec Code SRHJX
  • Ordering Code 5SGXEA4H2F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K1F40C2G

  • MM# 999XPW
  • Spec Code SRHJZ
  • Ordering Code 5SGXEA4K1F40C2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F35C1G

  • MM# 999XR0
  • Spec Code SRHK2
  • Ordering Code 5SGXEA4K2F35C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40C1G

  • MM# 999XR1
  • Spec Code SRHK3
  • Ordering Code 5SGXEA4K2F40C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40I2LG

  • MM# 999XR2
  • Spec Code SRHK4
  • Ordering Code 5SGXEA4K2F40I2LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40I3LG

  • MM# 999XR3
  • Spec Code SRHK5
  • Ordering Code 5SGXEA4K2F40I3LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F35I3G

  • MM# 999XR5
  • Spec Code SRHK8
  • Ordering Code 5SGXEA4K3F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F35I4G

  • MM# 999XR7
  • Spec Code SRHK9
  • Ordering Code 5SGXEA4K3F35I4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F40I3LG

  • MM# 999XR8
  • Spec Code SRHKA
  • Ordering Code 5SGXEA4K3F40I3LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H3F35C3G

  • MM# 999XRW
  • Spec Code SRHKS
  • Ordering Code 5SGXEA4H3F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H3F35I4G

  • MM# 999XRX
  • Spec Code SRHKT
  • Ordering Code 5SGXEA4H3F35I4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K1F35C1G

  • MM# 999XRZ
  • Spec Code SRHKU
  • Ordering Code 5SGXEA4K1F35C1G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXEA4K1F40C1G

  • MM# 999XT0
  • Spec Code SRHKV
  • Ordering Code 5SGXEA4K1F40C1G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F35C2G

  • MM# 999XT2
  • Spec Code SRHKW
  • Ordering Code 5SGXEA4K2F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K1F40C2LG

  • MM# 999XTL
  • Spec Code SRHLB
  • Ordering Code 5SGXEA4K1F40C2LG
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXEA4K1F40I2G

  • MM# 999XTM
  • Spec Code SRHLC
  • Ordering Code 5SGXEA4K1F40I2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F35C3G

  • MM# 999XTN
  • Spec Code SRHLD
  • Ordering Code 5SGXEA4K2F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40C3G

  • MM# 999XTP
  • Spec Code SRHLE
  • Ordering Code 5SGXEA4K2F40C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F35C2G

  • MM# 999XTT
  • Spec Code SRHLF
  • Ordering Code 5SGXEA4K3F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F35C3G

  • MM# 999XTV
  • Spec Code SRHLG
  • Ordering Code 5SGXEA4K3F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F40C4G

  • MM# 999XTW
  • Spec Code SRHLH
  • Ordering Code 5SGXEA4K3F40C4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F35I3G

  • MM# 999XTZ
  • Spec Code SRHLK
  • Ordering Code 5SGXEA4K2F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40C2LG

  • MM# 999XV1
  • Spec Code SRHLM
  • Ordering Code 5SGXEA4K2F40C2LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40I3G

  • MM# 999XV2
  • Spec Code SRHLN
  • Ordering Code 5SGXEA4K2F40I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F35C4G

  • MM# 999XV3
  • Spec Code SRHLP
  • Ordering Code 5SGXEA4K3F35C4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F40I3G

  • MM# 999XV4
  • Spec Code SRHLQ
  • Ordering Code 5SGXEA4K3F40I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F40I4G

  • MM# 999XVW
  • Spec Code SRHM9
  • Ordering Code 5SGXEA4K3F40I4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H1F35C2G

  • MM# 999XX7
  • Spec Code SRHN5
  • Ordering Code 5SGXEA4H1F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H2F35C2G

  • MM# 999XX8
  • Spec Code SRHN6
  • Ordering Code 5SGXEA4H2F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H3F35C2G

  • MM# 999XX9
  • Spec Code SRHN7
  • Ordering Code 5SGXEA4H3F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4H3F35C4G

  • MM# 999XXA
  • Spec Code SRHN8
  • Ordering Code 5SGXEA4H3F35C4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K1F35I2G

  • MM# 999XXC
  • Spec Code SRHN9
  • Ordering Code 5SGXEA4K1F35I2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F35I2G

  • MM# 999XXF
  • Spec Code SRHNA
  • Ordering Code 5SGXEA4K2F35I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40C2G

  • MM# 999XXW
  • Spec Code SRHNM
  • Ordering Code 5SGXEA4K2F40C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K2F40I2G

  • MM# 999XXX
  • Spec Code SRHNN
  • Ordering Code 5SGXEA4K2F40I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F40C2G

  • MM# 999XZ0
  • Spec Code SRHNQ
  • Ordering Code 5SGXEA4K3F40C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F40C2LG

  • MM# 999XZ1
  • Spec Code SRHNR
  • Ordering Code 5SGXEA4K3F40C2LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K3F40C3G

  • MM# 999XZ2
  • Spec Code SRHNS
  • Ordering Code 5SGXEA4K3F40C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H3F35C2G

  • MM# 999Z4D
  • Spec Code SRHSS
  • Ordering Code 5SGXMA4H3F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H3F35C3G

  • MM# 999Z4F
  • Spec Code SRHST
  • Ordering Code 5SGXMA4H3F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H3F35I4G

  • MM# 999Z4G
  • Spec Code SRHSU
  • Ordering Code 5SGXMA4H3F35I4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K1F40C2LG

  • MM# 999Z4H
  • Spec Code SRHSV
  • Ordering Code 5SGXMA4K1F40C2LG
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F35I3G

  • MM# 999Z53
  • Spec Code SRHT7
  • Ordering Code 5SGXMA4K2F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40C1G

  • MM# 999Z55
  • Spec Code SRHT8
  • Ordering Code 5SGXMA4K2F40C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40I2G

  • MM# 999Z56
  • Spec Code SRHT9
  • Ordering Code 5SGXMA4K2F40I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40I2LG

  • MM# 999Z57
  • Spec Code SRHTA
  • Ordering Code 5SGXMA4K2F40I2LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F40C2LG

  • MM# 999Z59
  • Spec Code SRHTC
  • Ordering Code 5SGXMA4K3F40C2LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F40C4G

  • MM# 999Z5C
  • Spec Code SRHTD
  • Ordering Code 5SGXMA4K3F40C4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F40I4G

  • MM# 999Z5D
  • Spec Code SRHTE
  • Ordering Code 5SGXMA4K3F40I4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H1F35C1G

  • MM# 999Z5R
  • Spec Code SRHTP
  • Ordering Code 5SGXMA4H1F35C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H1F35C2G

  • MM# 999ZCD
  • Spec Code SRHXL
  • Ordering Code 5SGXMA4H1F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H2F35I3G

  • MM# 999ZCG
  • Spec Code SRHXN
  • Ordering Code 5SGXMA4H2F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H2F35C2G

  • MM# 999ZCZ
  • Spec Code SRHXZ
  • Ordering Code 5SGXMA4H2F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H2F35C3G

  • MM# 999ZD0
  • Spec Code SRHY0
  • Ordering Code 5SGXMA4H2F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H2F35I2G

  • MM# 999ZD1
  • Spec Code SRHY1
  • Ordering Code 5SGXMA4H2F35I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H3F35C4G

  • MM# 999ZD4
  • Spec Code SRHY3
  • Ordering Code 5SGXMA4H3F35C4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K1F40C2G

  • MM# 999ZD5
  • Spec Code SRHY4
  • Ordering Code 5SGXMA4K1F40C2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXMA4K1F40I2G

  • MM# 999ZD6
  • Spec Code SRHY5
  • Ordering Code 5SGXMA4K1F40I2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F35C1G

  • MM# 999ZD7
  • Spec Code SRHY6
  • Ordering Code 5SGXMA4K2F35C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F35C3G

  • MM# 999ZD8
  • Spec Code SRHY7
  • Ordering Code 5SGXMA4K2F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H3F35I3G

  • MM# 999ZD9
  • Spec Code SRHY8
  • Ordering Code 5SGXMA4H3F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K1F35C2G

  • MM# 999ZDA
  • Spec Code SRHY9
  • Ordering Code 5SGXMA4K1F35C2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXMA4K1F40C1G

  • MM# 999ZDD
  • Spec Code SRHYB
  • Ordering Code 5SGXMA4K1F40C1G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F35C2G

  • MM# 999ZDF
  • Spec Code SRHYC
  • Ordering Code 5SGXMA4K2F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F35C3G

  • MM# 999ZDJ
  • Spec Code SRHYE
  • Ordering Code 5SGXMA4K3F35C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F35I2G

  • MM# 999ZF9
  • Spec Code SRHYZ
  • Ordering Code 5SGXMA4K2F35I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40C2G

  • MM# 999ZFA
  • Spec Code SRHZ0
  • Ordering Code 5SGXMA4K2F40C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40C3G

  • MM# 999ZFC
  • Spec Code SRHZ1
  • Ordering Code 5SGXMA4K2F40C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40I3LG

  • MM# 999ZFD
  • Spec Code SRHZ2
  • Ordering Code 5SGXMA4K2F40I3LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F35C4G

  • MM# 999ZFF
  • Spec Code SRHZ3
  • Ordering Code 5SGXMA4K3F35C4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H1F35I2G

  • MM# 999ZNM
  • Spec Code SRJ4J
  • Ordering Code 5SGXMA4H1F35I2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4H2F35C1G

  • MM# 999ZNN
  • Spec Code SRJ4K
  • Ordering Code 5SGXMA4H2F35C1G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K1F35C1G

  • MM# 999ZNT
  • Spec Code SRJ4N
  • Ordering Code 5SGXMA4K1F35C1G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXMA4K1F35I2G

  • MM# 999ZNW
  • Spec Code SRJ4P
  • Ordering Code 5SGXMA4K1F35I2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40C2LG

  • MM# 999ZNZ
  • Spec Code SRJ4R
  • Ordering Code 5SGXMA4K2F40C2LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K2F40I3G

  • MM# 999ZP0
  • Spec Code SRJ4S
  • Ordering Code 5SGXMA4K2F40I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F35C2G

  • MM# 999ZP1
  • Spec Code SRJ4T
  • Ordering Code 5SGXMA4K3F35C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F35I3G

  • MM# 999ZP2
  • Spec Code SRJ4U
  • Ordering Code 5SGXMA4K3F35I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F35I4G

  • MM# 999ZP3
  • Spec Code SRJ4V
  • Ordering Code 5SGXMA4K3F35I4G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F40C2G

  • MM# 999ZP4
  • Spec Code SRJ4W
  • Ordering Code 5SGXMA4K3F40C2G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F40C3G

  • MM# 999ZP5
  • Spec Code SRJ4X
  • Ordering Code 5SGXMA4K3F40C3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F40I3G

  • MM# 999ZP6
  • Spec Code SRJ4Y
  • Ordering Code 5SGXMA4K3F40I3G
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXMA4K3F40I3LG

  • MM# 999ZP8
  • Spec Code SRJ4Z
  • Ordering Code 5SGXMA4K3F40I3LG
  • Stepping A1
  • ECCN 3A991
  • CCATS NA

Stratix® V 5SGXA4 FPGA 5SGXEA4K1F35C2G

  • MM# 999ZV9
  • Spec Code SRJ7A
  • Ordering Code 5SGXEA4K1F35C2G
  • Stepping A1
  • ECCN 3A001.A.7.B
  • CCATS G171972

Trade compliance information

  • ECCN Varies By Product
  • CCATS Varies By Product
  • US HTS 8542390001

PCN/MDDS Information

SRHN9

SRHN8

SRHN7

SRHN6

SRHN5

SRJ4Y

SRJ4Z

SRHNA

SRJ4R

SRJ4S

SRJ4T

SRJ4U

SRHZ3

SRJ4V

SRHZ2

SRJ4W

SRHZ1

SRJ4X

SRJ4J

SRJ4K

SRHYZ

SRJ4N

SRJ4P

SRHM9

SRHYE

SRHYC

SRHYB

SRHZ0

SRHY7

SRHY6

SRHLH

SRHTP

SRHY5

SRHLG

SRHY4

SRHLF

SRHY3

SRHLE

SRHLD

SRHY1

SRHLC

SRHY0

SRHLQ

SRHLP

SRHLN

SRHXZ

SRHLM

SRHY9

SRHLK

SRHY8

SRHTA

SRHKW

SRHKV

SRHKU

SRHKT

SRHKS

SRHLB

SRHXN

SRHXL

SRHTE

SRJ7A

SRHTD

SRHTC

SRHT9

SRHT8

SRHSV

SRHT7

SRHSU

SRHST

SRHSS

SRHJX

SRHK9

SRHJW

SRHK8

SRHK5

SRHK4

SRHK3

SRHK2

SRHKA

SRHJZ

SRHJH

SRHJG

SRHJF

SRHNS

SRHNR

SRHNQ

SRHJL

SRHJJ

SRHNN

SRHNM

Drivers and Software

Latest Drivers & Software

Downloads Available:
All

Name

Technical Documentation

Launch Date

The date the product was first introduced.

Lithography

Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.

Logic Elements (LE)

Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.

Adaptive Logic Modules (ALM)

The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.

Adaptive Logic Module (ALM) Registers

ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.

Fabric and I/O Phase-Locked Loops (PLLs)

Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.

Maximum Embedded Memory

The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.

Digital Signal Processing (DSP) Blocks

The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.

Digital Signal Processing (DSP) Format

Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.

Hard Memory Controllers

Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.

External Memory Interfaces (EMIF)

The external memory interface protocols supported by the Intel FPGA device.

Maximum User I/O Count

The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

I/O Standards Support

The general purpose I/O interface standards supported by the Intel FPGA device.

Maximum LVDS Pairs

The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.

Maximum Non-Return to Zero (NRZ) Transceivers

The maximum number of NRZ transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

Maximum Non-Return to Zero (NRZ) Data Rate

The maximum NRZ data rate that is supported by the NRZ transceivers.
† Actual data rate could be lower depending on transceiver speed grade.

Transceiver Protocol Hard IP

Hard intellectual property available in the Intel FPGA device to support the high-speed serial transceivers. Transceiver protocol hard IP saves power and FPGA resources compared to the equivalent soft IP, and simplifies the implementation of the serial protocol.

Package Options

Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.