Products Home Product Specifications Intel® FPGAs
Compare

  • Search examples

  • You can search our catalog of processors and other products in several ways.

  • Brand Name: Core Ultra

  • Product Number: 6526Y

  • Ordering Code: PK8072205559500

  • SPEC Code: SRN6N

  • Code Name: Emerald Rapids

Intel® Stratix® 10 SX 1650 FPGA

Specifications

Export specifications

Essentials

Resources

I/O Specifications

Advanced Technologies

Package Specifications

Supplemental Information

Ordering and Compliance

Ordering and spec information

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN1F43E2VG

  • MM# 981160
  • Spec Code SRD7G
  • Ordering Code 1SX165HN1F43E2VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN1F43I2VG

  • MM# 981161
  • Spec Code SRD7H
  • Ordering Code 1SX165HN1F43I2VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN2F43E2VG

  • MM# 981162
  • Spec Code SRD7J
  • Ordering Code 1SX165HN2F43E2VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN2F43I2VG

  • MM# 981163
  • Spec Code SRD7K
  • Ordering Code 1SX165HN2F43I2VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN3F43E2VG

  • MM# 981164
  • Spec Code SRD7L
  • Ordering Code 1SX165HN3F43E2VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN3F43E3VG

  • MM# 981165
  • Spec Code SRD7M
  • Ordering Code 1SX165HN3F43E3VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN3F43I2VG

  • MM# 981166
  • Spec Code SRD7N
  • Ordering Code 1SX165HN3F43I2VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HN3F43I3VG

  • MM# 981167
  • Spec Code SRD7P
  • Ordering Code 1SX165HN3F43I3VG
  • Stepping C2
  • MDDS Content IDs 773437

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU1F50E2VG

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU1F50I2VG

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU2F50E2VG

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU2F50I2VG

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU3F50E2VG

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU3F50E3VG

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU3F50I2VG

Intel® Stratix® 10 SX 1650 FPGA 1SX165HU3F50I3VG

Trade compliance information

  • ECCN 5A002U
  • CCATS G178951
  • US HTS 8542390001

PCN Information

SRD7H

SRD7G

SRD7Q

SRD7P

SRD7N

SRD7M

SRD7L

SRD7K

SRD7J

SRD7X

SRD7W

SRD7V

SRD7U

SRD7T

SRD7S

SRD7R

Drivers and Software

Latest Drivers & Software

Downloads Available:
All

Name

Page / View All

Launch Date

The date the product was first introduced.

Lithography

Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.

Logic Elements (LE)

Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.

Adaptive Logic Modules (ALM)

The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.

Adaptive Logic Module (ALM) Registers

ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.

Fabric and I/O Phase-Locked Loops (PLLs)

Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.

Maximum Embedded Memory

The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.

Digital Signal Processing (DSP) Blocks

The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.

Digital Signal Processing (DSP) Format

Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.

Hard Processor System (HPS)

The hard processor system (HPS) is a complete hard CPU system contained within the Intel FPGA fabric.

Hard Memory Controllers

Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.

External Memory Interfaces (EMIF)

The external memory interface protocols supported by the Intel FPGA device.

Maximum User I/O Count†

The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

I/O Standards Support

The general purpose I/O interface standards supported by the Intel FPGA device.

Maximum LVDS Pairs

The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.

Maximum Non-Return to Zero (NRZ) Transceivers†

The maximum number of NRZ transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

Maximum Non-Return to Zero (NRZ) Data Rate†

The maximum NRZ data rate that is supported by the NRZ transceivers.
† Actual data rate could be lower depending on transceiver speed grade.

Transceiver Protocol Hard IP

Hard intellectual property available in the Intel FPGA device to support the high-speed serial transceivers. Transceiver protocol hard IP saves power and FPGA resources compared to the equivalent soft IP, and simplifies the implementation of the serial protocol.

Hyper-Registers

Hyper-Registers are additional register bits (flip-flops) located in the interconnect of some Intel FPGA device families, allowing for re-timing and pipelining of the interconnect to enable higher clock frequency in the FPGA fabric.

FPGA Bitstream Security

Depending on the Intel FPGA device family, various security features are available to prevent copying of the customer bitstream, and detect attempts to tamper with the device during operation.

Package Options

Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.

Need more help?

Contact support

All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.

Intel classifications are for general, educational and planning purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.

Refer to Datasheet for formal definitions of product properties and features.

‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.

“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.