Intel® Stratix® 10 MX 2100 FPGA
Specifications
Compare Intel® Products
Essentials
-
Product Collection
Intel® Stratix® 10 MX FPGA
-
Marketing Status
Launched
-
Launch Date
2017
-
Lithography
14 nm
Sign in with your CNDA account to view additional SKU details.
Resources
-
Logic Elements (LE)
2073000
-
Adaptive Logic Modules (ALM)
702720
-
Adaptive Logic Module (ALM) Registers
2810880
-
Fabric and I/O Phase-Locked Loops (PLLs)
16
-
Maximum Embedded Memory
239.5 Mb
-
Maximum High Bandwidth Memory (HBM)†
16 GB
-
Digital Signal Processing (DSP) Blocks
3960
-
Digital Signal Processing (DSP) Format
Multiply and Accumulate, Variable Precision, Fixed Point (hard IP), Floating Point (hard IP)
-
Hard Memory Controllers
Yes
-
External Memory Interfaces (EMIF)
DDR, DDR2, DDR3, DDR4, HMC, MoSys, QDR II, QDR II+, RLDRAM II, RLDRAM 3
I/O Specifications
-
Maximum User I/O Count†
656
-
I/O Standards Support
3.0 V to 3.3 V LVTTL, 1.2 V to 3.3V LVCMOS, SSTL, POD, HSTL, HSUL, Differential SSTL, Differential POD, Differential HSTL, Differential HSUL, LVDS, Mini-LVDS, RSDS, LVPECL
-
Maximum LVDS Pairs
312
-
Maximum Non-Return to Zero (NRZ) Transceivers†
96
-
Maximum Non-Return to Zero (NRZ) Data Rate†
28.9 Gbps
-
Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†
36
-
Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†
57.8 Gbps
-
Transceiver Protocol Hard IP
PCIe Gen3, 10/25/100G Ethernet
Advanced Technologies
Package Specifications
-
Package Options
F2597, F2912
Supplemental Information
-
Additional Information
Product Table (Family Comparison)
Datasheet
All FPGA Documentation
Ordering and Compliance
Sign in with your CNDA account to view additional SKU details.
Ordering and spec information
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU1F55E1VGBK
- MM# 99A7V3
- Spec Code SRKDG
- Ordering Code 1SM21BEU1F55E1VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU1F55E2VGBK
- MM# 99A7V4
- Spec Code SRKDH
- Ordering Code 1SM21BEU1F55E2VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU2F55E1VGBK
- MM# 99A7V5
- Spec Code SRKDJ
- Ordering Code 1SM21BEU2F55E1VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU2F55E2VGBK
- MM# 99A7V6
- Spec Code SRKDK
- Ordering Code 1SM21BEU2F55E2VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN1F53E1VGBK
- MM# 99A7VP
- Spec Code SRKDY
- Ordering Code 1SM21BHN1F53E1VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN1F53E2VGBK
- MM# 99A7VT
- Spec Code SRKDZ
- Ordering Code 1SM21BHN1F53E2VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN2F53E1VGBK
- MM# 99A7VX
- Spec Code SRKE0
- Ordering Code 1SM21BHN2F53E1VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN2F53E2VGBK
- MM# 99A7VZ
- Spec Code SRKE1
- Ordering Code 1SM21BHN2F53E2VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN3F53E3VGBK
- MM# 99A7W0
- Spec Code SRKE2
- Ordering Code 1SM21BHN3F53E3VGBK
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU3F55E1VGNE
- MM# 99AKW8
- Spec Code SRL0P
- Ordering Code 1SM21BEU3F55E1VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN1F53E1VGNE
- MM# 99AKWZ
- Spec Code SRL0R
- Ordering Code 1SM21BHN1F53E1VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN3F53E2VGNE
- MM# 99AKX0
- Spec Code SRL0S
- Ordering Code 1SM21BHN3F53E2VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN1F53E2VGNE
- MM# 99AKXZ
- Spec Code SRL1D
- Ordering Code 1SM21BHN1F53E2VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN3F53E1VGNE
- MM# 99AKZ3
- Spec Code SRL1E
- Ordering Code 1SM21BHN3F53E1VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN3F53E3VGNE
- MM# 99AKZ4
- Spec Code SRL1F
- Ordering Code 1SM21BHN3F53E3VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU1F55E1VGNE
- MM# 99AKZX
- Spec Code SRL1R
- Ordering Code 1SM21BEU1F55E1VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU1F55E2VGNE
- MM# 99AL01
- Spec Code SRL1S
- Ordering Code 1SM21BEU1F55E2VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU2F55E1VGNE
- MM# 99AL03
- Spec Code SRL1T
- Ordering Code 1SM21BEU2F55E1VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU3F55E2VGNE
- MM# 99AL04
- Spec Code SRL1U
- Ordering Code 1SM21BEU3F55E2VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU3F55E3VGNE
- MM# 99AL05
- Spec Code SRL1V
- Ordering Code 1SM21BEU3F55E3VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BEU2F55E2VGNE
- MM# 99AL08
- Spec Code SRL1Y
- Ordering Code 1SM21BEU2F55E2VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN2F53E1VGNE
- MM# 99AL0K
- Spec Code SRL27
- Ordering Code 1SM21BHN2F53E1VGNE
- Stepping B0
Intel® Stratix® 10 MX 2100 FPGA 1SM21BHN2F53E2VGNE
- MM# 99AL0L
- Spec Code SRL28
- Ordering Code 1SM21BHN2F53E2VGNE
- Stepping B0
Retired and discontinued
Trade compliance information
- ECCN 3A001.A.7.B
- CCATS G171972
- US HTS 8542390001
PCN Information
SRETC
- 985052 PCN
SRETB
- 985050 PCN
SRL0S
- 99AKX0 PCN
SRL0T
- 99AKX1 PCN
SRL0U
- 99AKX3 PCN
SRL0W
- 99AKX5 PCN
SRETF
- 985053 PCN
SRL0P
- 99AKW8 PCN
SRL0R
- 99AKWZ PCN
SRET9
- 985049 PCN
SRET8
- 985048 PCN
SREZZ
- 986625 PCN
SREZY
- 986624 PCN
SREZX
- 986623 PCN
SREZW
- 986622 PCN
SREZV
- 986621 PCN
SREZU
- 986619 PCN
SREZT
- 986618 PCN
SRFXG
- 999GKG PCN
SRFXF
- 999GKF PCN
SRFXD
- 999GK8 PCN
SRFXC
- 999GK7 PCN
SRFXB
- 999GK6 PCN
SRFXA
- 999GK5 PCN
SRFX8
- 999GK2 PCN
SRFX7
- 999GK1 PCN
SRFX6
- 999GK0 PCN
SRFX5
- 999GJZ PCN
SRFWS
- 999GJ4 PCN
SRFX4
- 999GJX PCN
SRFX3
- 999GJW PCN
SRFWQ
- 999GHT PCN
SRFX2
- 999GJV PCN
SRFWP
- 999GHP PCN
SRFX1
- 999GJT PCN
SRKDY
- 99A7VP PCN
SRKDZ
- 99A7VT PCN
SRFX9
- 999GK4 PCN
SRKDP
- 99A7VA PCN
SRKE1
- 99A7VZ PCN
SRKE2
- 99A7W0 PCN
SREUD
- 985106 PCN
SREUC
- 985105 PCN
SRKE4
- 99A7W2 PCN
SREUB
- 985104 PCN
SRKE5
- 99A7W3 PCN
SREUA
- 985103 PCN
SRKE6
- 99A7W4 PCN
SRKE7
- 99A7W5 PCN
SRKE8
- 99A7W6 PCN
SRKDH
- 99A7V4 PCN
SRL1T
- 99AL03 PCN
SRFWN
- 999GHN PCN
SRL1U
- 99AL04 PCN
SRKDJ
- 99A7V5 PCN
SRL1V
- 99AL05 PCN
SRL27
- 99AL0K PCN
SRKDK
- 99A7V6 PCN
SRL1W
- 99AL06 PCN
SRL28
- 99AL0L PCN
SRKDL
- 99A7V7 PCN
SRL1X
- 99AL07 PCN
SRKDM
- 99A7V8 PCN
SRL1Y
- 99AL08 PCN
SRKDN
- 99A7V9 PCN
SRL1Z
- 99AL09 PCN
SREUG
- 985107 PCN
SRKE0
- 99A7VX PCN
SREU6
- 985099 PCN
SRL1L
- 99AKZA PCN
SREU5
- 985098 PCN
SRL1M
- 99AKZC PCN
SREU4
- 985095 PCN
SRL1N
- 99AKZG PCN
SREU3
- 985088 PCN
SRL20
- 99AL0A PCN
SREU2
- 985086 PCN
SRL1P
- 99AKZT PCN
SRL21
- 99AL0C PCN
SRL1Q
- 99AKZW PCN
SREU0
- 985082 PCN
SRL1R
- 99AKZX PCN
SRKDG
- 99A7V3 PCN
SRL1S
- 99AL01 PCN
SRL1D
- 99AKXZ PCN
SRL1E
- 99AKZ3 PCN
SRL1F
- 99AKZ4 PCN
SRETZ
- 985081 PCN
SRL1G
- 99AKZ5 PCN
SRETY
- 985079 PCN
SREU9
- 985102 PCN
SRETW
- 985075 PCN
SREU7
- 985100 PCN
Drivers and Software
Description
Type
More
OS
Version
Date
All
View Details
Download
No results found for
Y
/apps/intel/arksuite/template/arkProductPageTemplate
Latest Drivers & Software
Launch Date
The date the product was first introduced.
Lithography
Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.
Logic Elements (LE)
Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.
Adaptive Logic Modules (ALM)
The adaptive logic module (ALM) is the logic building block in supported Intel FPGA devices, and is designed to maximize both performance and utilization. Each ALM has several different modes of operation, and can implement a variety of different combinatorial and sequential logical functions.
Adaptive Logic Module (ALM) Registers
ALM registers are those register bits (flip-flops) that are contained inside the ALMs and are used to implement sequential logic.
Fabric and I/O Phase-Locked Loops (PLLs)
Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.
Maximum Embedded Memory
The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.
Maximum High Bandwidth Memory (HBM)†
The total capacity of all the in-package high-bandwidth memory stacks in the Intel device or component.
† Actual count could be lower depending on package.
Digital Signal Processing (DSP) Blocks
The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.
Digital Signal Processing (DSP) Format
Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.
Hard Memory Controllers
Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.
External Memory Interfaces (EMIF)
The external memory interface protocols supported by the Intel FPGA device.
Maximum User I/O Count†
The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
I/O Standards Support
The general purpose I/O interface standards supported by the Intel FPGA device.
Maximum LVDS Pairs
The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.
Maximum Non-Return to Zero (NRZ) Transceivers†
The maximum number of NRZ transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
Maximum Non-Return to Zero (NRZ) Data Rate†
The maximum NRZ data rate that is supported by the NRZ transceivers.
† Actual data rate could be lower depending on transceiver speed grade.
Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†
The maximum number of PAM4 transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.
Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†
The maximum PAM4 data rate that is supported by the PAM4 transceivers.
† Actual data rate could be lower depending on transceiver speed grade.
Transceiver Protocol Hard IP
Hard intellectual property available in the Intel FPGA device to support the high-speed serial transceivers. Transceiver protocol hard IP saves power and FPGA resources compared to the equivalent soft IP, and simplifies the implementation of the serial protocol.
Hyper-Registers
Hyper-Registers are additional register bits (flip-flops) located in the interconnect of some Intel FPGA device families, allowing for re-timing and pipelining of the interconnect to enable higher clock frequency in the FPGA fabric.
FPGA Bitstream Security
Depending on the Intel FPGA device family, various security features are available to prevent copying of the customer bitstream, and detect attempts to tamper with the device during operation.
Package Options
Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.
All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.
Intel classifications are for general, educational and planning purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.
Refer to Datasheet for formal definitions of product properties and features.
‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.
“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.