Products Home Product Specifications Intel® FPGAs
Compare

  • Search examples

  • You can search our catalog of processors and other products in several ways.

  • Brand Name: Core Ultra

  • Product Number: 6526Y

  • Ordering Code: PK8072205559500

  • SPEC Code: SRN6N

  • Code Name: Emerald Rapids

Cyclone® IV EP4CGX75 FPGA

Specifications

Export specifications

Essentials

I/O Specifications

Package Specifications

Ordering and Compliance

Ordering and spec information

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27C7

  • MM# 970248
  • Spec Code SR8JQ
  • Ordering Code EP4CGX75DF27C7
  • Stepping A1
  • MDDS Content IDs 813821

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27C7N

  • MM# 971186
  • Spec Code SR9DV
  • Ordering Code EP4CGX75DF27C7N
  • Stepping A1
  • MDDS Content IDs 700627,  745550

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27C8

  • MM# 971187
  • Spec Code SR9DW
  • Ordering Code EP4CGX75DF27C8
  • Stepping A1
  • MDDS Content IDs 813821,  813834

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23C7

  • MM# 971934
  • Spec Code SRAHX
  • Ordering Code EP4CGX75CF23C7
  • Stepping A1
  • MDDS Content IDs 695218

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23C8

  • MM# 971935
  • Spec Code SRAHY
  • Ordering Code EP4CGX75CF23C8
  • Stepping A1
  • MDDS Content IDs 702048

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23I7

  • MM# 971936
  • Spec Code SRAHZ
  • Ordering Code EP4CGX75CF23I7
  • Stepping A1
  • MDDS Content IDs 699147

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23I7N

  • MM# 971937
  • Spec Code SRAJ0
  • Ordering Code EP4CGX75CF23I7N
  • Stepping A1
  • MDDS Content IDs 696551,  745825

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27C6

  • MM# 971938
  • Spec Code SRAJ1
  • Ordering Code EP4CGX75DF27C6
  • Stepping A1
  • MDDS Content IDs 813821

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27I7

  • MM# 971939
  • Spec Code SRAJ2
  • Ordering Code EP4CGX75DF27I7
  • Stepping A1
  • MDDS Content IDs 813821

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23C6N

  • MM# 972692
  • Spec Code SRASK
  • Ordering Code EP4CGX75CF23C6N
  • Stepping A1
  • MDDS Content IDs 693738,  745239

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23C8N

  • MM# 972693
  • Spec Code SRASL
  • Ordering Code EP4CGX75CF23C8N
  • Stepping A1
  • MDDS Content IDs 702195,  744069

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27C6N

  • MM# 972694
  • Spec Code SRASM
  • Ordering Code EP4CGX75DF27C6N
  • Stepping A1
  • MDDS Content IDs 698472,  746408

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27C8N

  • MM# 972696
  • Spec Code SRASP
  • Ordering Code EP4CGX75DF27C8N
  • Stepping A1
  • MDDS Content IDs 696896,  744615

Cyclone® IV EP4CGX75 FPGA EP4CGX75DF27I7N

  • MM# 972697
  • Spec Code SRASQ
  • Ordering Code EP4CGX75DF27I7N
  • Stepping A1
  • MDDS Content IDs 698033,  746233

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23C6

  • MM# 973222
  • Spec Code SRB5Y
  • Ordering Code EP4CGX75CF23C6
  • Stepping A1
  • MDDS Content IDs 701647

Cyclone® IV EP4CGX75 FPGA EP4CGX75CF23C7N

  • MM# 974448
  • Spec Code SRCHD
  • Ordering Code EP4CGX75CF23C7N
  • Stepping A1
  • MDDS Content IDs 692415

Trade compliance information

  • ECCN 3A991
  • CCATS NA
  • US HTS 8542390001

PCN Information

SRAHZ

SRAHY

SRAHX

SRASP

SRASM

SRASL

SRASK

SRB5Y

SR8JQ

SRASQ

SR9DW

SR9DV

SRAJ2

SRAJ1

SRAJ0

Drivers and Software

Latest Drivers & Software

Downloads Available:
All

Name

Page / View All

Launch Date

The date the product was first introduced.

Lithography

Lithography refers to the semiconductor technology used to manufacture an integrated circuit, and is reported in nanometer (nm), indicative of the size of features built on the semiconductor.

Logic Elements (LE)

Logic elements (LEs) are the smallest units of logic in Intel® FPGA architecture. LEs are compact and provide advanced features with efficient logic usage.

Fabric and I/O Phase-Locked Loops (PLLs)

Fabric and IO PLLs are used to simplify the design and implementation of the clock networks in the Intel FPGA fabric, and also the clock networks associated with the IO cells in the device.

Maximum Embedded Memory

The total capacity of all the embedded memory blocks in the programmable fabric of the Intel FPGA device.

Digital Signal Processing (DSP) Blocks

The digital signal processing (DSP) block is the mathematical building block in supported Intel FPGA devices and contains high-performance multipliers and accumulators to implement a variety of digital signal processing functions.

Digital Signal Processing (DSP) Format

Depending on the Intel FPGA device family, the DSP block supports different formats such as hard floating point, hard fixed point, multiply and accumulate, and multiply only.

Hard Memory Controllers

Hard memory controllers are used to enable high-performance external memory systems attached to the Intel FPGA. A hard memory controller saves power and FPGA resources compared to the equivalent soft memory controller, and supports higher frequency operation.

External Memory Interfaces (EMIF)

The external memory interface protocols supported by the Intel FPGA device.

Maximum User I/O Count†

The maximum number of general purpose I/O pins in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

I/O Standards Support

The general purpose I/O interface standards supported by the Intel FPGA device.

Maximum LVDS Pairs

The maximum number of LVDS pairs that can be configured in the Intel FPGA device, in the largest available package. Refer to device documentation for actual RX and TX LVDS pairs count by package type.

Maximum Non-Return to Zero (NRZ) Transceivers†

The maximum number of NRZ transceivers in the Intel FPGA device, in the largest available package.
† Actual count could be lower depending on package.

Maximum Non-Return to Zero (NRZ) Data Rate†

The maximum NRZ data rate that is supported by the NRZ transceivers.
† Actual data rate could be lower depending on transceiver speed grade.

Transceiver Protocol Hard IP

Hard intellectual property available in the Intel FPGA device to support the high-speed serial transceivers. Transceiver protocol hard IP saves power and FPGA resources compared to the equivalent soft IP, and simplifies the implementation of the serial protocol.

FPGA Bitstream Security

Depending on the Intel FPGA device family, various security features are available to prevent copying of the customer bitstream, and detect attempts to tamper with the device during operation.

Analog-to-Digital Converter

The analog-to-digital converter is a data-converter resource available in some Intel FPGA device families.

Package Options

Intel FPGA devices are available in different package sizes, with different IO and transceiver counts, to match customer system requirements.

Need more help?

Contact support

All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, and product descriptions at any time, without notice. The information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.

Intel classifications are for general, educational and planning purposes only and consist of Export Control Classification Numbers (ECCN) and Harmonized Tariff Schedule (HTS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper ECCN or HTS. Your company as an importer and/or exporter is responsible for determining the correct classification of your transaction.

Refer to Datasheet for formal definitions of product properties and features.

‡ This feature may not be available on all computing systems. Please check with the system vendor to determine if your system delivers this feature, or reference the system specifications (motherboard, processor, chipset, power supply, HDD, graphics controller, memory, BIOS, drivers, virtual machine monitor-VMM, platform software, and/or operating system) for feature compatibility. Functionality, performance, and other benefits of this feature may vary depending on system configuration.

“Announced” SKUs are not yet available. Please refer to the Launch Date for market availability.